

# SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6546 and 2N6547 transistors are designed for high-voltage ,high-speed,power switching inductive circuits where fall time is critical.they are particularly, suited for 115 and 220 volt line operated switch-mode applications such as:

- \* Switching Regulators
- \* PWM inverters and Motor Controls
- \* Solenoid and Relay Drivers
- \* Deflection Circuits

Specification Features-


High Temperature Performance Specified for: Reversed Biased SOA with inductive loads Switching Times with inductive Loads Saturation Voltages, Leakage Currents.

## **MAXIMUM RATINGS**

Characteristic	Symbol	2N6546	2N6547	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	300	400	V
Collector-Emitter Voltage	V <sub>CEV</sub>	650	850	V
Collector-Base Voltage	V <sub>EBO</sub>	9.0		V
Collector current - Continuous - Peak	I <sub>C</sub>	15 30		Α
Base current - Continuous	I <sub>B</sub>	10		Α
Emitter current - Continuous - Peak	I <sub>E</sub>	25 50		Α
Total Power Dissipation@T <sub>c</sub> =25°C Derate above 25°C	Pp	175 1.0		W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	- 65 to +200		°c


## THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance Junction to Case	Rθjc	1.0	°C/W



NPN 2N6546 2N6547

15 AMPERE NPN SILICON POWER TRANSISTORS 300 - 400 VOLTS 175 WATTS





PIN 1.BASE 2.EMITTER COLLECTOR(CASE)


DIM	MILLIMETERS			
Dilvi	MIN	MAX		
Α	38.75	39.96		
В	19.28	22.23		
С	7.96	9.28		
D	11.18	12.19		
E	25.20	26.67		
F	0.92	1.09		
G	1.38	1.62		
H	29.90	30.40		
1	16.64	17.30		
J	3.88	4.36		
K	10.67	11.18		

# ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

CI	naracteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTIC	:S				
Collector - Emitter Sustain (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 0)	ing Voltage (1) 2N6546 2N6547	V <sub>CEO(sus)</sub>	300 400		V
Collector Cutoff Current ( V <sub>CEV</sub> = 650 V, V <sub>BE(off)</sub> = 1 ( V <sub>CEV</sub> = 850 V, V <sub>BE(off)</sub> = 1 ( V <sub>CEV</sub> = 650 V, V <sub>BE(off)</sub> = 1 ( V <sub>CEV</sub> = 850 V, V <sub>BE(off)</sub> = 1	.5 V) 2N6546 .5 V) 2N6547 .5 V, T <sub>c</sub> = 100°C) 2N6546 .5 V, T <sub>c</sub> = 100°C) 2N6547	I <sub>CEV</sub>		1.0 1.0 4.0 4.0	mA
Emitter Cutoff Current ( V <sub>EB</sub> = 9.0 V , I <sub>C</sub> = 0 )		I <sub>EBO</sub>		1.0	mA
ON CHARACTERISTICS	S(1)				
DC Current Gain ( I <sub>C</sub> = 5.0 A, V <sub>CE</sub> = 2.0 V ) ( I <sub>C</sub> = 10 A, V <sub>CE</sub> = 2.0 V )		hFE	12 6.0	60 30	
Collector-Emitter Saturatio ( $I_C = 10 \text{ A}, I_B = 2.0 \text{ A}$ ) ( $I_C = 15 \text{ A}, I_B = 3.0 \text{ A}$ )	n Voltage	V <sub>CE(sat)</sub>		1.5 5.0	V
Base-Emitter Saturation V (I <sub>C</sub> = 10 A, I <sub>B</sub> = 2.0 A)	oltage	V <sub>BE(sat)</sub>		1.6	V
DYNAMIC CHARACTER	RISTICS				
Current-Gain-Bandwidth Product (2) ( I <sub>C</sub> = 500 mA, V <sub>CE</sub> = 10 V, f = 1.0 MHz )		f <sub>T</sub>	6.0	35	MHz
SWITCHING CHARACT	ERISTICS				
Delay Time	V <sub>cc</sub> = 250 V	t <sub>d</sub>		0.05	us
Rise Time	l <sub>C</sub> = 10 A l <sub>B1</sub> =-l <sub>B2</sub> = 2.0 A t <sub>p</sub> = 0.1 ms Duty Cycle ≦2.0%	t <sub>r</sub>		1.0	us
Storage Time		ts		4.0	us
Fall Time		t <sub>f</sub>		0.8	us


<sup>(1)</sup> Pulse Test: Pulse width = 300 us , Duty Cycle  $\leq$  2.0% (2)  $f_{\tau} = \left| h_{f_{\theta}} \right| \cdot f_{test}$ 

#### ACTIVE-REGION SAFE OPERATING AREA (SOA)




VCE , COLLECTOR EMITTER VOLTAGE (VOLTS)

#### **TURN-OFF TIME**




#### **TURN-ON TIME**




There are two limitation on the power handling ability of a transistor:average junction temperature and second breakdown safe operating area curves indicate  $\rm I_{\rm C^-}V_{\rm CE}$  limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than curves indicate.

The data of SOA curve is base on  $T_{J(PK)}$ =200 °C; $T_C$  is variable depending on conditions second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(PK)}$ ≤200°C,At high case temperatures, thermal limitation will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


#### **REVERSE BIAS SAFE OPERATING AREA**








#### **COLLECTOR SATURATION REGION**



# "ON"VOLTAGES





## **Notice**

MOSPEC reserves the rights to make changes of the content herein the document anytime without notification. MOSPEC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies. Please refer to MOSPEC website for the last document.

MOSPEC disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially incurred.

Application shown on the herein document are examples of standard use and operation. Customers are responsible for comprehending suitable use in particular applications. MOSPEC makes no representation or warranty that such application will be suitable for the specified use without further testing or modification.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by MOSPEC for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of MOSPEC or others.

These MOSPEC products are intended for usage in general electronic equipment. Please make sure to consult with MOSPEC before you use these MOSPEC products in equipment which require specialized quality and/or reliability, and in equipment which could have major impact to the welfare of human life ( atomic energy control, aeronautics, traffic control, combustion control, safety devices etc.)